












M1
P22381-B

FLASHBACK DELAY


TC Electronic A/S		Designer
ERIK MAINBOARD 724		HJE/PRO
OVERVIEW		
Number	Revision	Previous page
P22381	BAE	XX
Date	Filename	Page / of
7-6-2011_9:34	P22381-B_A	1 / 6




<h2>TC Electronic A/S</h2>		Designer HJE/PRO
Title ERIK MAINBOARD 724	Module title UC_AND_CONNECTS	
Number P22381	Revision BAE	Previous page 1
Date 7-6-2011 9:34	Filename UC_AND_CONNECTS_A_1	Page / of 2 / 6




Decoupling caps for Latch




Decoupling caps for SDRAM




Decoupling caps for DSP IO









Decoupling caps for DSP Core



TC Electronic A/S		Designer	HJE/PRO
Title		Module title	
ERIK MAINBOARD 724		DSP SECTION	
Number	Revision	Previous page	
P22381	BAE	2	
Date	Filename	Page / of	
7-6-2011_9:34	DSP724_A_1	3 / 6	




TC Electronic A/S		Designer HJE/PRO
Title ERIK MAINBOARD 724		Module title DEBUG CONNECTOR
Number P22381	Revision BAE	Previous page 3
Date 7-6-2011_9:34	Filename DEBUGINTERFACE_A_1	Page / of 4 / 6



Emphasis

TC Electronic A/S		Designer	HJE/PRO
Title		Module title	
ERK MAINBOARD 724		ANALOG SECTION	
Number	Revision	BAE	Previous page
P22381	7-6-2011_9:34	ANALOG_A_1	4
Date	Filename	Page / of	
		5 / 6	



Q2 mounted Q with low UCE parameter

Either Reg. or Coilries is mounted .not both

L4 and R180 placed on top of each other

C80 and R179 placed on top of each other

L3 and R92 placed on top of each other

Title		Module title		Designer	
ERIK MAINBOARD 724		POWER SUPPLY		HJE/PRO	
Number	Revision	Filename	Previous page		
P22381	BAE	POWER_A_1	5		
Date	Page / of				
7-6-2011_9:34	6 / 6				