

TC Electronic A/S			Designer: GEKRO
Title: JFK		Module title: MAINBOARD	
Number: P16601-E	Revision: EAC		Previous page: XX
Date: 4-27-2008_19:17	Filename: P16601-E		Page / of: 1/11

Host Memory



TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008_19:18	Filename: JFK_DICE_MEM2	Page / of: 2 / 11



SRC OUTPUT USE TDM MODE AND SLAVE

SRC CONTROL VIA SPI

FPGA: 16pins

TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008_19:17	Filename: JFK_SRC2	Page / of: 3/11



TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008_19:18	Filename: JFK_AES_OUT2	Page / of: 4/11



TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008_19:18	Filename: JFK_AES_IN2	Page / of: 6/ 11

FPGA:17pins



PC0-PC2	DEFAULT POWER CLASS
000	Node does not need power and does not repeat power.
001	Node is self-powered and provides a minimum of 15 W to the bus.
010	Node is self-powered and provides a minimum of 30 W to the bus.
011	Node is self-powered and provides a minimum of 45 W to the bus.
100	Node may be powered from the bus and is using up to 3 W. No additional power is needed to enable the link.
101	Reserved for future standardization.
110	Node is powered from the bus and is using up to 3 W. An additional 3 W is needed to enable the link.
111	Node is powered from the bus and is using up to 3 W. An additional 7 W is needed to enable the link.

TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008_19:17	Filename: JFK_PHY2	Page / of: 7 / 11













TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008_19:17	Filename: JFK_PWR2	Page / of: 9/11



REV	HWDT1	HWDT0
A-C	LO	LO
E	LO	HI
	HI	LO
	HI	HI

D was not produced

TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008 19:18	Filename: JFK_DICE2	Page / of: 10/ 11











Debug LED



DICE SCAN MODE



DICE JTAG/DEBUG





TC Electronic A/S		Designer: GEKRO
Title: JFK	Module title: MAINBOARD	
Number: P16601-E	Revision: EAC	Previous page: 1
Date: 4-27-2008_19:18	Filename: JFK_GLUE2	Page / of: 11/11



TC Electronic A/S			Designer: GEKRO
Title: JFK		Module title: MAINBOARD	
Number: P16601-E	Revision: EAC		Previous page: 1
Date: 4-27-2008_19:17	Filename: JFK_MONITOR2		Page / of: 8/11



TC Electronic A/S			Designer: GEKRO
Title: JFK		Module title: MAINBOARD	
Number: P16601-E	Revision: EAC		Previous page: 1
Date: 4-27-2008_19:18	Filename: JFK_FPGA2		Page / of: 5/11