



<b>TC Electronic A/S</b>		Designer <b>GEKRO</b>
Title <b>JFK</b>	Module title <b>MAINBOARD</b>	
Number <b>P16601-E</b>	Revision <b>EAA</b>	Previous page <b>XX</b>
Date <b>11-11-2007 22:19</b>	Filename <b>P16601-E</b>	Page / of <b>1 / 11</b>

### Host Memory






SRC OUTPUT USE TDM MODE AND SLAVE

SRC CONTROL VIA SPI


FPGA: 16pins

TC Electronic A/S		Designer GEKRO
Title JFK	Module title MAINBOARD	
Number P16601-E	Revision EAA	Previous page 1
Date 11-11-2007_21:32	Filename JFK_SRC2	Page / of 3 / 11




From DICE  
 From FPGA  
 From DICE AESTX1  
 From DICE AESTX2  
 From DICE AESTX3  
 From DICE AESTX4

<b>TC Electronic A/S</b>		Designer GEKRO
Title JFK	Module title MAINBOARD	Previous page 1
Number P16601-E	Revision EAA	Page / of 4 / 11
Date 11-11-2007_22:19	Filename JFK_AES_OUT2	



FPGA:17pins

<b>TC Electronic A/S</b>		Designer GEKRO
Title JFK	Module title MAINBOARD	
Number P16601-E	Revision EAA	Previous page 1
Date 11-11-2007_21:32	Filename JFK_AES_IN2	Page / of 6 / 11



PC0-PC2	DEFAULT POWER CLASS
000	Node does not need power and does not repeat power.
001	Node is self-powered and provides a minimum of 15 W to the bus.
010	Node is self-powered and provides a minimum of 30 W to the bus.
011	Node is self-powered and provides a minimum of 45 W to the bus.
100	Node may be powered from the bus and is using up to 3 W. No additional power is needed to enable the link.
101	Reserved for future standardization.
110	Node is powered from the bus and is using up to 3 W. An additional 3 W is needed to enable the link.
111	Node is powered from the bus and is using up to 3 W. An additional 7 W is needed to enable the link.

## TC Electronic A/S

Designer  
GEKRO


Title: JFK  
Main title: MAINBOARD

Number: P16601-E  
Revision: EAA  
Date: 11-11-2007\_21:32


Previous page: 1

Page / of: 7 / 11





<b>TC Electronic A/S</b>		Designer GEKRO
Title JFK	Module title MAINBOARD	
Number P16601-E	Revision EAA	Previous page 1
Date 11-11-2007_21:32	Filename JFK_PWR2	Page / of 9 / 11



DICEII PN: 483020011

Decoupling for IC9 1.8V & 3.3V





N/A

REV	HWDT1	HWDT0
A-C	LO	LO
E	LO	HI
	HI	LO
	HI	HI




D was not produced

<b>TC Electronic A/S</b>		Designer GEKRO
Title JFK	Module title MAINBOARD	Previous page 1
Number P16601-E	Revision EAA	Page / of 1 / 11
Date 11-11-2007_21:32	Filenam JFK_DICE2	









DICE SCAN MODE




DICE JTAG/DEBUG




Debug LED



<b>TC Electronic A/S</b>		Designer GEKRO
Title JFK	Module title MAINBOARD	
Number P16601-E	Revision EAA	Previous page 1
Date 11-11-2007_21:32	Filename JFK_GLUE2	Page / of 11 / 11



<b>TC Electronic A/S</b>		Designer GEKRO
Title JFK	Module title MAINBOARD	
Number P16601-E	Revision EAA	Previous page 1
Date 11-12-2007_13:35	Filename JFK_MONITOR2	Page / of 8 / 11



Decoupling for XC3E 1.8V & 3.3V

FPGA BOOT  
 closed= Master Serial (Flash)  
 open=Slave Serial (DICE)

Xilinx App Note XAPP453  
 Verify at PT1

<b>TC Electronic A/S</b>		Designer GEKRO
Title JFK	Module title MAINBOARD	
Number P16601-E	Revision EAA	Previous page 1
Date 11-11-2007_21:32	Filename JFK_FPGA2	Page / of 5 / 11