

ENI Module Hardware initialization

ADDR[22:20] = "100"; 16-bit Shared RAM Mode.

ADDR[07] = "1"; Shared Register configured for NORMAL mode (inverted A7!)

ADDR[06] = "1"; The WAIT* signal is driven with an open-collector driver.

ADDR[05] = "1"; The PINT2* signal is an interrupt output (Not used).




ADDR[04] = "1"; The PINT1* and PINT2* output signals are driven with an open-collector driver.

ADDR[03] = "1"; The ENI FIFO DMA interface signals are disabled.

ADDR[02] = "1"; Reserved.


ADDR[01] = "1"; The WAIT* output is an active high data ready signal.

ADDR[00] = "1"; Pulsed Interrupt is not active.



TC Electronic A/S		Designer	HK
Title	M6000_ETHERNET	Module title	MODULE TITLE
Number	M5040-3	Revision	3.2
Date	1-29-2010_15:20	Filename	NETARM_CONTROLLER
		Page / of	1 / 5

MI Interface



PHY ADDR=00100

PLACE C46-47 NEAR IC4,20-21 & 40-41;
 C21-25 NEAR PINS 10, 20, 30, 45, 56.

PORT C INPUTS:
 _ HARDWARE INTERRUPT TO NET+ARM PORT C0, (40ns NEGATIVE PULSE)
 _ "LINK STATUS" TO NET+ARM PORT C6, (ACTIVE HIGH)

PORT C OUTPUTS:
 _ RESET TO ENABLE, (PORT C4)

TC Electronic A/S		Designer HK
Title M6000_ETHERNET	Module title MODULE TITLE	
Number M5040-3	Revision 3.2	Previous page 1
Date 1-29-2010_15:20	Filename NETARM_10-100BT	Page / of 4 / 5

Note: Reading from flash require 2 wait-states

PLACE R10, 11, 13, 14, 16, 27, 64, 65 and 66 NEAR NETARM

